An open-source FPGA project brings RISC-V computing, video, audio and classic PC gaming to a compact development board.
Qwenputer is an experimental blend of the stock Qwen 3.5 4B LLM with a 32-bit RISC-V CPU compiled and inserted directly into ...
Infineon Technologies AG is introducing AURIX™ RC1, a new MCU platform for software-defined vehicles and other ...
Qualcomm has acquired chip designer Ventana Micro Systems, which develops server processors based on the RISC-V architecture.
Researchers built the first public RISC-V dataset combining hardware performance counters with instruction traces and showed ...
Shenzhen, China — Nuclei, a leading provider of high-performance semiconductor IP processing solutions, officially released ...
Cut licensing costs and time-to-market with customizable, royalty-free RISC-V designs targeting IoT, edge AI, automotive and secure computingDublin, Nov. 02, 2026 (GLOBE NEWSWIRE) -- "RISC-V ...
In a world where technology is constantly evolving, a recent experiment sought to explore the potential of RISC-V hardware in everyday computing activities. RISC-V, a free and open instruction set ...
If you’re closely following the semiconductor space, you will be pleased to know that Synopsys, Inc. has made a significant announcement this week. With the introduction of the new RISC-V ARC-V ...
RISC-V, the open-standard Instruction Set Architecture (ISA) conceived by UC Berkeley developers in 2010, is going from strength to strength. The RISC in RISC-V stands for Reduced Instruction Set ...
Infineon’s move to RISC-V suggests open instruction sets are gaining ground in the safety-critical core of vehicle ...
Google has announced that it will support the RISC-V architecture. This is an alternative computing architecture to Arm, which powers virtually all smartphones. Android only supports two computing ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results